ARCHITECTURE SOLUTIONS FOR DESIGNING OF MICROWAVE FREQUENCY SYNTHESIZERS BASED ON PHASED LOCKED LOOP
DOI: 10.36724/2072-8735-2020-14-10-17-25
Alexander Chenakin, Anritsu Company, Morgan Hill, CA, USA, achenakin@hotmail.com
Victor Kochemasov, Radiocomp, Moscow, Russia, vkochemasov@radiocomp.ru
Abstract
Frequency synthesizer – as a main module for modern communication systems, test-and-measurement equipment and other electronic devices – should meet certain requirements. The most important requirements include spectral purity of generated signal (low phase noise and spurs), fast switching speed and high frequency resolution (low step size). Other important characteristics include low power consumption, small size and low cost. Thus, the main design goal is selecting proper solutions to support these requirements. This article describes various architectures used to design frequency synthesizers based on phase locked loop.
Keywords:frequency synthesizer, phase locked loop, phase noise, spurs, switching speed, direct digital synthesizer.
References
1. Chenakin A., Frequency Synthesizers: Concept to Product, MA: Artech House, 2010.
2. Manassewitsch V., Frequency Synthesizers: Theory and Design, NJ: Wiley, 1979.
3. Shahtarin B.I. et al., Frequency Synthesizers, Moscow: Telecom, 2007.
4. Belov L.A., Microwave Signal Generators and their Components, Мoscow: MEI, 2010.
5. Shahgildyan V.V. and Lyahovkin A.A., Phase Locked Loop Systems, Moscow: Svyaz, 1972.
6. Kroupa V.F., Phase Lock Loops and Frequency Synthesis, NJ: Willey, 2003.
7. Gardner F.M., Phaselock Techniques, 3rd ed., NJ: Wiley, 2005.
8. Egan W.F., Frequency Synthesis by Phase Lock, 2nd ed., NJ: Wiley, 1999.
9. Best R.E., Phase-Locked Loops: Theory, Design, and Applications, New York: McGraw-Hill, 1984.
10. Rohde U.L., Microwave and Wireless Synthesizers: Theory and Design, NJ: Wiley, 1997.
11. Crawford J.A., Advanced Phase-Lock Techniques, MA: Artech House, 2008.
12. Chenakin A., Frequency Synthesis: Current Status and Future Projections, Microwave Journal, April 2017, pp. 22-36.
13. Sadowski B., A Self-offset Phase-locked Loop, Microwave Journal, April 2008, pp. 116-124.
14. Chenakin A., Low Phase Noise PLL Synthesizer, US Patent No. 7,701,299, April 2010.
Information about authors:
Alexander Chenakin, Director of R&D, Anritsu Company, Morgan Hill, CA, USA
Victor Kochemasov, General Director, Radiocomp, Moscow, Russia

